Test Platform for Fault Tolerant Systems Design Qualities Verification

Czech title

Testovací platforma pro ověřování kvality navrhu systémů odolných proti poruchám

Type

conference paper

Language

English

Authors

Straka Martin, Ing., Ph.D.
Mičulka Lukáš, Ing., Ph.D.
Kaštil Jan, Ing., Ph.D.
Kotásek Zdeněk, doc. Ing., CSc.

Keywords

controller, fault tolernat system, FPGA, SEU, injector, test platform

Abstract

In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper.

Annotation

In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper.

Published

2012

Pages

336–341

Proceedings

15th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

ISBN

978-1-4673-1185-4

Publisher

IEEE Computer Society

Place

Tallin

BibTeX

@inproceedings{BUT91472,
  author="Martin {Straka} and Lukáš {Mičulka} and Jan {Kaštil} and Zdeněk {Kotásek}",
  title="Test Platform for Fault Tolerant Systems Design Qualities Verification",
  booktitle="15th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems",
  year="2012",
  pages="336--341",
  publisher="IEEE Computer Society",
  address="Tallin",
  isbn="978-1-4673-1185-4"
}