Detail výsledku

Automatic Design of Low-Power VLSI Circuits: Accurate and Approximate Multipliers

MRÁZEK, V.; VAŠÍČEK, Z. Automatic Design of Low-Power VLSI Circuits: Accurate and Approximate Multipliers. In Proceedings of 13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing. Porto: Institute of Electrical and Electronics Engineers, 2015. p. 106-113. ISBN: 978-1-4673-8299-1.
Typ
článek ve sborníku konference
Jazyk
angličtina
Autoři
Abstrakt

In order to satisfy a constant need of reducingenergy consumption of electronic devices, the approximate computingparadigm has been introduced in recent years. Thisparadigm is based on the fact that there are applications thatare inherently capable of absorbing some errors in computation.Multimedia signal processing represents a typical example thatallows for quality to be traded off for power.Typically, the approximate circuits are designed at gate level.This paper introduces an automatic design method that is ableto operate directly at transistor level which offers a greatpotential for discovering novel implementations of approximatecircuits. The method combines a stochastic search algorithm withtransistor-level circuit simulator and is able to handle the circuitsconsisting of hundreds of transistors. The goal of the searchstrategy is to improve the power consumption. To estimate powerconsumption, an algorithm based on transistor switching activityis proposed.A design of 4-bit multiplier was chosen as a case study.Two scenarios were considered. Firstly, the proposed methodis applied to improve the power consumption of a common4-bit multiplier and a 4-bit multiplier consisting of manuallydesigned 2-bit multipliers. In both cases, approx. 3% powerreduction was achieved. Then, it is demonstrated that a noticeableimprovement can be obtained when the multipliers are designedusing a hybrid approach operating at transistor as well as gatelevel. We discovered a novel implementation of an approximate4-bit multiplier which has approximately by 40% better powerdelayproduct and exhibits 14% lower worst-case error comparedto the best known 4-bit multiplier consisting of 2-bit manuallyoptimized approximate multipliers

Klíčová slova

Evolutionary optimization, transistor level, low power, approximate computing, multiplier

URL
Rok
2015
Strany
106–113
Sborník
Proceedings of 13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing
Konference
13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing
ISBN
978-1-4673-8299-1
Vydavatel
Institute of Electrical and Electronics Engineers
Místo
Porto
DOI
UT WoS
000380405500014
EID Scopus
BibTeX
@inproceedings{BUT119830,
  author="Vojtěch {Mrázek} and Zdeněk {Vašíček}",
  title="Automatic Design of Low-Power VLSI Circuits: Accurate and Approximate Multipliers",
  booktitle="Proceedings of 13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing",
  year="2015",
  pages="106--113",
  publisher="Institute of Electrical and Electronics Engineers",
  address="Porto",
  doi="10.1109/EUC.2015.20",
  isbn="978-1-4673-8299-1",
  url="http://dx.doi.org/10.1109/EUC.2015.20"
}
Soubory
Projekty
Pokročilé metody evolučního návrhu složitých číslicových obvodů, GAČR, Standardní projekty, GA14-04197S, zahájení: 2014-01-01, ukončení: 2016-12-31, ukončen
Výzkumné skupiny
EvoAI Hardware (VZ EHW)
Pracoviště
Nahoru