Detail publikace

Inter Chip Communicating System with Dynamically Reconfigurable Hadrware Support

BRYAN, L.; FUČÍK, O.; ZEMČÍK, P.; DRÁBEK, V.; TUPEC, P. Inter Chip Communicating System with Dynamically Reconfigurable Hadrware Support. Poznaň: University of Technology at Poznaň, 2003. p. 311-312. ISBN: 83-7143-557-6.
Typ
konferenční sborník (ne článek)
Jazyk
anglicky
Autoři
Bryan Luděk, Ing., Ph.D.
Fučík Otto, doc. Dr. Ing. (UPSY)
Zemčík Pavel, prof. Dr. Ing., dr. h. c. (UPGM)
Drábek Vladimír, doc. Ing., CSc. (FIT)
Tupec Pavel, Ing.
Klíčová slova

core, FPGA, dynamical reconfiguration

Abstrakt

Inter Chip Communicating System with Dynamically Reconfigurable Hadrware Support

Rok
2003
Strany
311–312
ISBN
83-7143-557-6
Vydavatel
University of Technology at Poznaň
Místo
Poznaň
BibTeX 
@proceedings{BUT64118,
  editor="Luděk {Bryan} and Otto {Fučík} and Pavel {Zemčík} and Vladimír {Drábek} and Pavel {Tupec}",
  title="Inter Chip Communicating System with Dynamically Reconfigurable Hadrware Support",
  year="2003",
  pages="311--312",
  publisher="University of Technology at Poznaň",
  address="Poznaň",
  isbn="83-7143-557-6"
}
Nahoru