Publication Details

Systémy odolné proti poruchám - metodika návrhu řadiče rekonfigurace

PÁNEK, R. Systémy odolné proti poruchám - metodika návrhu řadiče rekonfigurace. Počítačové architektury & diagnostika 2017. Smolenice: Slovenská technická univerzita v Bratislavě, 2017. s. 24-27. ISBN: 978-80-972784-0-3.
English title
Fault Tolerant Systems - Reconfiguration controller design methodology
Type
conference paper
Language
Czech
Authors
Keywords

Reconfiguration controller, Fault Tolerant Systems, Partial Dynamic reconfiguration, FPGA

Abstract

The failuresoccurrences are very undesirable for not only critical control systems. Especiallyif it could lead to injury or financial loss. Therefore, techniques known asfault tolerant systems have been developed. Reconfiguration is especiallyuseful for faults mitigation. The FPGA is an eligible reconfigured platform fordesigning and implementing circuits. A partial dynamic reconfigurationcontroller, which is a specially added component is highly beneficial to usefor some FPGA circuit reparation by reconfiguration. Furthermore, it isdesirable that the controller has fault tolerant, especially when it is placedin the same FPGA with desired circuit. The methodology, which will also be thetopic of my dissertation will deal with this controller design and thedeveloping of the relevant criteria.

Published
2017
Pages
24–27
Proceedings
Počítačové architektury & diagnostika 2017
Conference
Computer achitectures and diagnostics 2017, Smolenice, SK
ISBN
978-80-972784-0-3
Publisher
Slovenská technická univerzita v Bratislavě
Place
Smolenice
BibTeX
@inproceedings{BUT144458,
  author="Richard {Pánek}",
  title="Systémy odolné proti poruchám - metodika návrhu řadiče rekonfigurace",
  booktitle="Počítačové architektury & diagnostika 2017",
  year="2017",
  pages="24--27",
  publisher="Slovenská technická univerzita v Bratislavě",
  address="Smolenice",
  isbn="978-80-972784-0-3",
  url="https://www.fit.vut.cz/research/publication/11480/"
}
Files
Back to top