Publication Details

Synthesis tool for design of complex polymorphic circuits

CRHA, A.; ŠIMEK, V.; RŮŽIČKA, R. Synthesis tool for design of complex polymorphic circuits. In 2017 12th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). Palma de Mallorca: IEEE Circuits and Systems Society, 2017. p. 149-154. ISBN: 978-1-5090-6376-5.
Czech title
Nástroj pro syntézu polymorfních obvodů
Type
conference paper
Language
English
Authors
Keywords

Polymorphism, logic synthesis, gates, synthesis tool, unconventional
technologies.

Abstract

This paper is dealing with research activities carried out in the domain of
unconventional, polymorphic electronics. Main attention is focused on the logic
synthesis aspects of complex polymorphic circuits. The introductory part
elucidates a fundamental concept of polymorphic electronics and highlights its
important properties. In addition, substantial advantages of this paradigm in
comparison to conventional circuit design approach are discussed together with an
identification of possible shortcomings.

Main contribution of this paper is the proposal and implementation of a synthesis
technique which makes it feasible to achieve an area-efficient results in case of
complex polymorphic circuit involving hundreds of gates. Finally, accomplished
experimental results and their analysis is provided.

Published
2017
Pages
149–154
Proceedings
2017 12th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
Conference
12th International Conference on Design and Technology of Integrated Systems in Nanoscale Era, Palma de Mallorca, ES
ISBN
978-1-5090-6376-5
Publisher
IEEE Circuits and Systems Society
Place
Palma de Mallorca
DOI
UT WoS
000403402000030
EID Scopus
BibTeX
@inproceedings{BUT134765,
  author="Adam {Crha} and Václav {Šimek} and Richard {Růžička}",
  title="Synthesis tool for design of complex polymorphic circuits",
  booktitle="2017 12th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)",
  year="2017",
  pages="149--154",
  publisher="IEEE Circuits and Systems Society",
  address="Palma de Mallorca",
  doi="10.1109/DTIS.2017.7930179",
  isbn="978-1-5090-6376-5"
}
Back to top