An Abstraction of Multi-Port Memories with Arbitrary Addressable Units

memory, register file, automatic formal verification, model checking

The paper describes a technique for automatic generation of abstract models of memories that can be used for efficient formal verification of hardware designs. Our approach is able to handle addressing of different sizes of data, such as quad words, double words, words, or bytes, at the same time. The technique is also applicable for memories with multiple read and write ports, memories with read and write operations with zero- or single-clock delay, and it allows the memory to start with a random initial state allowing one to formally verify the given design for all initial contents of the memory. Our abstraction allows large register-files and memories to be represented in a way that dramatically reduces the state space to be explored during formal verification of microprocessor designs.

The paper describes a technique for automatic generation of abstract models of memories that can be used for efficient formal verification of hardware designs. Our abstraction allows large register-files and memories to be represented in a way that dramatically reduces the state space to be explored during the verification.