




# Web-Based Simulator of Superscalar RISC-V Processors Jiri Jaros, Michal Majer, Jakub Horky and Jan Vavra






<pre>Entry Point 0×00 Deta 0x0 addi x3, x0, 3 Loop: 0x4 beq x3, x0, loopEnd 0x8 subi x3, x3, 1 0xc Pjal x0, loop  tg V V B H H H H H H H H H H H H H H H H H</pre>	eq tg1,x0,loopEnd tailed view of instruction #6 perands tg1: renamed from x3 /alue 2 Type kInt /alid Yes Bin 0b00000000000000000000000000000000000	ID: 6 Type: Jump/Branch Address: 0×04 (4) Committed: 1 times Exception Raised: No <b>Timestamps</b> <u>Stage</u> Fetch	Timestamp 2		Conditional	X ndow	: Arg 1 Arg 2
0x0 addi x3,x0,3   loop: 0x4   0x8 subi x3,x3,1   0x0 jal x0, loop	perands tg1: renamed from x3 /alue 2 Type kInt /alid Yes Bin 0b00000000000000000000000000000000000	Type: Jump/Branch Address: 0×04 (4) Committed: 1 times Exception Raised: No <b>Timestamps</b> Stage		Flag Branch Prediction Acco	Conditional uracy 100.00%		Arg 1 Arg 2
loop: 0x4 beq x3, x8, loopEnd 0x8 subi x3, x3, 1 0xe jal x8, loop 0 0 0 0 0 0 0 0 0 0 0 0 0	tg1: renamed from x3 /alue 2 /ype kInt /alid Yes Bin 0b00000000000000000000000000000000000	Type: Jump/Branch Address: 0×04 (4) Committed: 1 times Exception Raised: No <b>Timestamps</b> Stage		Flag Branch Prediction Acco	Conditional uracy 100.00%		Arg 1 Arg 2
0x8 subi x3,x3,1 0xc Djal x0,loop	Value 2 Type kInt Valid Yes Bin 0b00000000000000000000000000000000000	Committed: 1 times Exception Raised: No Timestamps Stage		Branch Prediction Acc	Conditional uracy 100.00%		
· V B H O V V B H H	Value 2 Type kInt Valid Yes Bin 0b00000000000000000000000000000000000	Exception Raised: No Timestamps Stage		Prediction Acc	uracy 100.00%		
v B H U V V B H	Гуре kInt /alid Yes Bin 0b00000000000000000000000000000000000	Stage		Bra			
B H O V T V B H	Bin 0b00000000000000000000000000000000000	Stage			anch Prediction		
• O V T V B H				Dradiator			
O V T V B H				Predictor	1-bit with state 0		
O V T V B H		Issue	4	Condition	Do not take		
T V B H	0 Value 0 Type kULong Valid Yes Bin 0b00000000000000000000000000000000000	Result Ready	N/A	Address	Unknown		
V B H		-			Branch result		
		Commit	N/A	Condition	Do not take		
		Flags		Address	0×10 (16)	empty	
		Flag	Value				
1	12	Speculative	No				
Store Ruffer	Value 12 Type kInt Valid Yes Bin 0b00000000000000000000000000000000000	Busy	No			che	
N V		Ready To Execute	Yes			e Size   32B Address   3 Inde	
		Ready To Commit	Yes			ex Tag Line	a bib jo on
empty		Finished	No			0x00 00 00 00 00 0	
		2 				0x00 00 00 00 00 00	0 00 🕞
		Failed	No			0×00 00 00 00 00 00	

# **Instruction Details**



Brno University of Technology, Faculty of Information Technology, Brno, CZ







				000	ms		<
FP Issue		w			:		Cycles 11
Instruction empty				Arg 1	Arg 2		Commit #
							<b>IPC</b> 0.36
							Branch accuracy 50.00%
FP Cycle 0/0	em	pty			:		
Cycle 0/0	Cache	Đ	Address 3 in	nder hits	: 5 offset	hi	
Cycle 0/0	Cache Lane Si	e ze   32B	Address 3 in	ndex bits	5 offset	bi	
Cycle 0/0	Cache Lane Si Index	e ze   32B Tag	Address 3 in Line		-		
Cycle 0/0	Cache Lane Si	e ze 32B Tag 0x00	Line 00 00 00 00	00 00	00 00		
Cycle 0/0	Cache Lane Si Index 0x00	e ze   32B Tag 0x00 0x00	Line	00 00	00 00	C	
Cycle 0/0	Cache Lane Si Index	e ze 32B Tag 0x00 0x00	Line 00 00 00 00 00 00 00 00	00 00		C C C	