Jan Kořenek

2024

MARTíNEK Tomáš, KOřENEK Jan and ČEJKA Tomáš. LGBM2VHDL: Mapping of LightGBM Models to FPGA. In: 2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . Orlando, FL: IEEE Computer Society, 2024, pp. 97-103. ISBN 979-8-3503-7243-4.
Detail

2023

KOšAř Vlastimil, ŠIšMIš Lukáš, MATOUšEK Jiří and KOřENEK Jan. Accelerating IDS Using TLS Pre-Filter in FPGA. In: Proceedings - IEEE Symposium on Computers and Communications. Tunis: IEEE Computer Society, 2023, pp. 436-442. ISBN 979-8-3503-0048-2.
Detail

ŠIšMIš Lukáš and KOřENEK Jan. Analysis of TLS Prefiltering for IDS Acceleration. In: Passive and Active Measurement 2023. Lecture Notes in Computer Science, vol. 2023. Madrid: Springer Nature Switzerland AG, 2023, pp. 85-109. ISBN 978-3-031-28485-4. ISSN 0302-9743.
Detail

KEKELY Michal and KOřENEK Jan. Optimizing Packet Classification on FPGA. In: PROCEEDINGS 2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). Tallinn: Institute of Electrical and Electronics Engineers, 2023, pp. 7-12. ISBN 979-8-3503-3277-3. ISSN 2334-3133.
Detail

2022

ŠIšMIš Lukáš and KOřENEK Jan. Accelerating Suricata with DPDK. Arcachon, 2022.
Detail

ŠIšMIš Lukáš and KOřENEK Jan. Accelerating Suricata with DPDK Prefilters: 386 Days Later. Atény, 2022.
Detail

MATOUšEK Jiří, LUčANSKý Adam, JANEčEK David, SABO Jozef, KOřENEK Jan and ANTICHI Gianni. ClassBench-ng: Benchmarking Packet Classification Algorithms in the OpenFlow Era. IEEE/ACM Transactions on Networking, vol. 30, no. 5, 2022, pp. 1912-1925. ISSN 1558-2566.
Detail

2021

KOřENEK Jan and VRáNA Roman. Efficient Acceleration of Decision Tree Algorithms for Encrypted Network Traffic Analysis. In: Proceedings - 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2021. IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems. Vídeň: Institute of Electrical and Electronics Engineers, 2021, pp. 115-118. ISBN 978-1-6654-3595-6.
Detail

FUKAč Tomáš, MATOUšEK Jiří, KOřENEK Jan and KEKELY Lukáš. Increasing Memory Efficiency of Hash-Based Pattern Matching for High-Speed Networks. In: 2021 International Conference on Field-Programmable Technology, ICFPT 2021. Auckland: Institute of Electrical and Electronics Engineers, 2021, pp. 185-193. ISBN 978-1-6654-2010-5.
Detail

FUKAč Tomáš, KOřENEK Jan and MATOUšEK Jiří. Scalability of Hash-based Pattern Matching for High-speed Network Security and Monitoring. In: Proceedings - IEEE Symposium on Computers and Communications. Athens: Institute of Electrical and Electronics Engineers, 2021, pp. 1-6. ISBN 978-1-6654-2744-9.
Detail

2020

KOřENEK Jan, KORčEK Pavol and KEKELY Lukáš. Akcelerace analýzy síťového provozu. DSM Data Security Management, vol. 24, no. 4, 2020, pp. 30-34. ISSN 1211-8737.
Detail

KUčERA Jan, POPESCU Diana A., WANG Han, MOORE Andrew W., KOřENEK Jan and ANTICHI Gianni. Enabling Event-Triggered Data Plane Monitoring. In: SOSR 2020 - Proceedings of the 2020 Symposium on SDN Research. New York, NY: Association for Computing Machinery, 2020, pp. 14-26. ISBN 978-1-4503-7101-8.
Detail

KEKELY Michal, KEKELY Lukáš and KOřENEK Jan. General memory efficient packet matching FPGA architecture for future high-speed networks. Microprocessors and Microsystems, vol. 73, no. 3, 2020, pp. 1-12. ISSN 0141-9331.
Detail

FUKAč Tomáš, KOšAř Vlastimil, KOřENEK Jan and MATOUšEK Jiří. Increasing Throughput of Intrusion Detection Systems by Hash-Based Short String Pre-Filter. In: Proceedings - Conference on Local Computer Networks, LCN. Sydney (virtual): Institute of Electrical and Electronics Engineers, 2020, pp. 509-514. ISBN 978-1-7281-7158-6.
Detail

KEKELY Lukáš, CABAL Jakub, PUš Viktor and KOřENEK Jan. Multi Buses: Theory and Practical Considerations of Data Bus Width Scaling in FPGAs. In: Proceedings - Euromicro Conference on Digital System Design, DSD 2020. Kranj: IEEE Computer Society, 2020, pp. 49-56. ISBN 978-1-7281-9535-3.
Detail

2019

VRáNA Roman, KOřENEK Jan and NOVáK David. Acceleration of Feature Extraction for Real-Time Analysis of Encrypted Network Traffic. In: Proceedings - 2019 22nd International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2019. Cluj-Napoca: Institute of Electrical and Electronics Engineers, 2019, pp. 1-6. ISBN 978-1-7281-0073-9.
Detail

ČEšKA Milan, HAVLENA Vojtěch, HOLíK Lukáš, KOřENEK Jan, LENGáL Ondřej, MATOUšEK Denis, MATOUšEK Jiří, SEMRIč Jakub and VOJNAR Tomáš. Deep Packet Inspection in FPGAs via Approximate Nondeterministic Automata. In: Proceedings - 27th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2019. San Diego, CA: Institute of Electrical and Electronics Engineers, 2019, pp. 109-117. ISBN 978-1-7281-1131-5.
Detail

KEKELY Lukáš, CABAL Jakub and KOřENEK Jan. Effective FPGA Architecture for General CRC. In: Architecture of Computing Systems - ARCS 2019. Neuvedeno: Springer International Publishing, 2019, pp. 211-223. ISBN 978-3-030-18655-5.
Detail

KUčERA Jan, KEKELY Lukáš, PIECEK Adam and KOřENEK Jan. General IDS Acceleration for High-Speed Networks. In: Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018. Orlando: Institute of Electrical and Electronics Engineers, 2019, pp. 366-373. ISBN 978-1-5386-8477-1.
Detail

FUKAč Tomáš and KOřENEK Jan. Hash-based Pattern Matching for High Speed Networks. In: Proceedings - 2019 22nd International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2019. Cluj-Napoca: Institute of Electrical and Electronics Engineers, 2019, pp. 1-5. ISBN 978-1-7281-0073-9.
Detail

2018

CABAL Jakub, BENáčEK Pavel, KEKELY Lukáš, KEKELY Michal, PUš Viktor and KOřENEK Jan. Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput. In: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. New York: Association for Computing Machinery, 2018, pp. 249-258. ISBN 978-1-4503-5614-5.
Detail

KOřENEK Jan. Hardware Acceleration in Computer Networks. Brno, 2018.
Detail

KUčERA Jan, KEKELY Lukáš, PUš Viktor, PIECEK Adam and KOřENEK Jan. Hardware Acceleration of Intrusion Detection Systems for High-Speed Networks. In: Proceedings of the 2018 Symposium on Architectures for Networking and Communications Systems. Ithaca, NY: Association for Computing Machinery, 2018, pp. 177-178. ISBN 978-1-4503-5902-3.
Detail

KEKELY Lukáš, CABAL Jakub and KOřENEK Jan. High-Speed Computation of CRC Codes for FPGAs. In: Proceedings of the 2018 International Conference on Field-Programmable Technology (FPT 2018). Naha: IEEE Computer Society, 2018, pp. 237-240. ISBN 978-1-7281-0214-6.
Detail

MATOUšEK Denis, MATOUšEK Jiří and KOřENEK Jan. High-speed Regular Expression Matching with Pipelined Memory-based Automata. Proceedings - 26th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2018. Boulder, CO: IEEE Computer Society, 2018. ISBN 978-1-5386-5522-1.
Detail

KEKELY Michal, KEKELY Lukáš and KOřENEK Jan. Memory Aware Packet Matching Architecture for High-Speed Networks. In: Proceedings of the 21st Euromicro Conference on Digital Systems Design. Praha: IEEE Computer Society, 2018, pp. 1-8. ISBN 978-1-5386-7376-8.
Detail

MATOUšEK Denis, KUBIš Juraj, MATOUšEK Jiří and KOřENEK Jan. Regular Expression Matching with Pipelined Delayed Input DFAs for High-speed Networks. In: ANCS 2018 - Proceedings of the 2018 Symposium on Architectures for Networking and Communications Systems. Ithaca, NY: Association for Computing Machinery, 2018, pp. 104-110. ISBN 978-1-4503-5902-3.
Detail

DRAžIL Jan and KOřENEK Jan. Souhrnná vyzkumná zpráva k projektu Urychlení DNS kolektoru za rok 2018. Brno: CZ.NIC, z.s.p.o., 2018.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2018. Brno: Honeywell, spol. s r.o., 2018.
Detail

2017

MATOUšEK Jiří, ANTICHI Gianni, LUčANSKý Adam, MOORE Andrew W. and KOřENEK Jan. ClassBench-ng: Recasting ClassBench After a Decade of Network Evolution. In: Proceedings - 2017 ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2017. Beijing: IEEE Computer Society, 2017, pp. 204-216. ISBN 978-1-5090-6386-4.
Detail

DOBAI Roland, KOřENEK Jan and SEKANINA Lukáš. Evolutionary design of hash function pairs for network filters. Applied Soft Computing, vol. 56, no. 7, 2017, pp. 173-181. ISSN 1568-4946.
Detail

KEKELY Michal and KOřENEK Jan. Mapping of P4 Match Action Tables to FPGA. In: Preceedings of 27TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS. Ghent: Institute of Electrical and Electronics Engineers, 2017, pp. 1-2. ISBN 978-90-90-30428-1.
Detail

KEKELY Michal and KOřENEK Jan. Packet Classification with Limited Memory Resources. In: In proceedings 2017 Euromicro Conference on Digital System Design. Vieden: Institute of Electrical and Electronics Engineers, 2017, pp. 179-183. ISBN 978-1-5386-2145-5.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2017. Brno: Honeywell, spol. s r.o., 2017.
Detail

2016

DOBAI Roland, KOřENEK Jan and SEKANINA Lukáš. Adaptive Development of Hash Functions in FPGA-Based Network Routers. In: 2016 IEEE Symposium Series on Computational Intelligence. Athens: IEEE Computational Intelligence Society, 2016, pp. 1-8. ISBN 978-1-5090-4240-1.
Detail

KOšAř Vlastimil and KOřENEK Jan. Dynamically Reconfigurable Architecture with Atomic Configuration Updates for Flexible Regular Expressions Matching in FPGA. In: Proceedings of The 19th Euromicro Conference on Digital Systems Design. Limassol: IEEE Computer Society, 2016, pp. 591-598. ISBN 978-1-5090-2816-0.
Detail

BARTOš Václav and KOřENEK Jan. Evaluating Reputation of Internet Entities. In: Management and Security in the Age of Hyperconnectivity. Lecture Notes in Computer Science, vol. 9701. Munich: Springer International Publishing, 2016, pp. 132-136. ISBN 978-3-319-39813-6.
Detail

GROCHOL David, SEKANINA Lukáš, KOřENEK Jan, ŽáDNíK Martin and KOšAř Vlastimil. Evolutionary Circuit Design for Fast FPGA-Based Classification of Network Application Protocols. Applied Soft Computing, vol. 38, no. 1, 2016, pp. 933-941. ISSN 1568-4946.
Detail

MATOUšEK Denis, KOřENEK Jan and PUš Viktor. High-speed Regular Expression Matching with Pipelined Automata. In: Proceedings of the 2016 International Conference on Field Programmable Technology. Xi'an: IEEE Computer Society, 2016, pp. 93-100. ISBN 978-1-5090-5602-6.
Detail

KOřENEK Jan and VIKTORIN Jan. Packet Processing on FPGA SoC with DPDK. In: 26th International Conference on Field-Programmable Logic and Applications. Lausanne: École Polytechnique Fédérale de Lausanne, 2016, pp. 578-579. ISBN 978-2-8399-1844-2.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2016. Brno: Department of Computer Systems FIT BUT, 2016.
Detail

2015

GROCHOL David, SEKANINA Lukáš, ŽáDNíK Martin and KOřENEK Jan. A Fast FPGA-Based Classification of Application Protocols Optimized Using Cartesian GP. In: Applications of Evolutionary Computation, 18th European Conference. Lecture Notes in Computer Science, vol. 9028. Berlin: Springer International Publishing, 2015, pp. 67-78. ISBN 978-3-319-16548-6.
Detail

DOBAI Roland and KOřENEK Jan. Evolution of Non-Cryptographic Hash Function Pairs for FPGA-Based Network Applications. In: 2015 IEEE Symposium Series on Computational Intelligence. Cape Town: Institute of Electrical and Electronics Engineers, 2015, pp. 1214-1219. ISBN 978-1-4799-7560-0.
Detail

KEKELY Lukáš, KUčERA Jan, PUš Viktor, KOřENEK Jan and VASILAKOS Athanasios. Software Defined Monitoring of Application Protocols. IEEE Transactions on Computers, vol. 65, no. 2, 2015, pp. 615-626. ISSN 0018-9340.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2015. Brno: Department of Computer Systems FIT BUT, 2015.
Detail

KOšAř Vlastimil and KOřENEK Jan. Towards Efficient Field Programmeable Pattern Matching Array. In: Proceedings of the 18th Euromicro Conference on Digital Systems Design. Funchal: IEEE Computer Society, 2015, pp. 1-8. ISBN 978-1-4673-8035-5.
Detail

2014

PUš Viktor, KEKELY Lukáš and KOřENEK Jan. Design Methodology of Configurable High Performance Packet Parser for FPGA. In: 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Warszawa: IEEE Computer Society, 2014, pp. 189-194. ISBN 978-1-4799-4558-0.
Detail

KEKELY Lukáš, ŽáDNíK Martin, MATOUšEK Jiří and KOřENEK Jan. Fast Lookup for Dynamic Packet Filtering in FPGA. In: Proceedings of the 2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2014. Warszawa: IEEE Computer Society, 2014, pp. 219-222. ISBN 978-1-4799-4558-0.
Detail

KORčEK Pavol, KOřENEK Jan and VIKTORIN Jan. Jak propojit Linux s FPGA?. DPS - Elektronika od A do Z, vol. 2014, no. 3. ISSN 1805-5044.
Detail

DVOřáK Milan and KOřENEK Jan. Low Latency Book Handling in FPGA for High Frequency Trading. In: 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Warszawa: IEEE Computer Society, 2014, pp. 175-178. ISBN 978-1-4799-4558-0.
Detail

KOšAř Vlastimil and KOřENEK Jan. Multi-Stride NFA-Split Architecture for Regular Expression Matching Using FPGA. In: Proceedings of the 9th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science. Brno: NOVPRESS s.r.o., 2014, pp. 77-88. ISBN 978-80-214-5022-6.
Detail

VIKTORIN Jan, KORčEK Pavol, KOřENEK Jan and FUKAč Tomáš. Network monitoring probe based on Xilinx Zynq. In: Proceedings of the 2012 Tenth ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2014). Marina del Rey, CA, USA: Association for Computing Machinery, 2014, pp. 237-238. ISBN 978-1-4503-2839-5.
Detail

KOšAř Vlastimil and KOřENEK Jan. On NFA-Split Architecture Optimizations. In: 2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Warsaw: IEEE Computer Society, 2014, pp. 274-277. ISBN 978-1-4799-4558-0.
Detail

KEKELY Lukáš, PUš Viktor and KOřENEK Jan. Software Defined Monitoring of Application Protocols. In: Proceedings of IEEE INFOCOM 2014 - IEEE Conference on Computer Communications. Toronto: IEEE Computer Society, 2014, pp. 1725-1733. ISBN 978-1-4799-3360-0.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2014. Brno: Department of Computer Systems FIT BUT, 2014.
Detail

KEKELY Lukáš, PUš Viktor, BENáčEK Pavel and KOřENEK Jan. Trade-offs and Progressive Adoption of FPGA Acceleration in Network Traffic Monitoring. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL 2014). Munich: IEEE Circuits and Systems Society, 2014, pp. 264-267. ISBN 978-3-00-044645-0.
Detail

2013

VIKTORIN Jan, KORčEK Pavol, KOšAř Vlastimil and KOřENEK Jan. Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip. In: Proceedings of the 2013 Conference on Design & Architectures for Signal & Image Processing. Cagliari: European Electronic Chips & Systems design Initiative, 2013, pp. 355-356. ISBN 979-10-92279-01-6.
Detail

KOřENEK Jan. Hardware Acceleration of Algorithms in Computer Networks using FPGA. In: 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Brno: IEEE Computer Society, 2013, pp. 11-11. ISBN 978-1-4673-6133-0.
Detail

KAšTIL Jan, KOšAř Vlastimil and KOřENEK Jan. Hardware Architecture for the Fast Pattern Matching. In: 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Brno: IEEE Computer Society, 2013, pp. 120-123. ISBN 978-1-4673-6133-0.
Detail

MATOUšEK Jiří, SKAčAN Martin and KOřENEK Jan. Memory Efficient IP Lookup in 100 Gbps Networks. In: 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. Porto: IEEE Circuits and Systems Society, 2013, pp. 1-8. ISBN 978-1-4799-0004-6.
Detail

KOšAř Vlastimil, ŽáDNíK Martin and KOřENEK Jan. NFA Reduction for Regular Expressions Matching Using FPGA. In: Proceedings of the 2013 International Conference on Field Programmable Technology. Kyoto: IEEE Computer Society, 2013, pp. 338-341. ISBN 978-1-4799-2199-7.
Detail

KOřENEK Jan. Souhrnná výzkumná zpráva o vývoji elektronických zařízení pro společnost Honeywell za rok 2013. Brno: Department of Computer Systems FIT BUT, 2013.
Detail

KOřENEK Jan and ŽáDNíK Martin. Souhrnná zpráva k implementační a ladící práci pro sdružení CESNET v roce 2013. Brno: Department of Computer Systems FIT BUT, 2013.
Detail

MATOUšEK Jiří, SKAčAN Martin and KOřENEK Jan. Towards Hardware Architecture for Memory Efficient IPv4/IPv6 Lookup in 100 Gbps Networks. In: Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2013. Brno: IEEE Computer Society, 2013, pp. 108-111. ISBN 978-1-4673-6136-1.
Detail

2012

KOřENEK Jan, KORčEK Pavol, KOšAř Vlastimil, ŽáDNíK Martin and VIKTORIN Jan. A New Embedded Platform for Rapid Development of Networking Applications. In: Proceedings of the 2012 Seventh ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2012). Austin: IEEE Computer Society, 2012, pp. 81-82. ISBN 978-1-4503-1684-2.
Detail

KEKELY Lukáš, PUš Viktor and KOřENEK Jan. Low-Latency Modular Packet Header Parser for FPGA. In: ACM/IEEE Symposium on Architectures for Networking and Communications Systems. Austin: Association for Computing Machinery, 2012, pp. 77-78. ISBN 978-1-4503-1685-9.
Detail

KAšTIL Jan, KOřENEK Jan, KOšAř Vlastimil, PUš Viktor and TOBOLA Jiří. Netbench: Framework for Evaluation of Packet Processing Algorithms. Brno: Faculty of Information Technology BUT, 2012.
Detail

PUš Viktor and KOřENEK Jan. Reducing memory in high-speed packet classification. In: Proceedings of the 8th International Wireless Communications and Mobile Computing Conference. Limassol: Frederick University, 2012, pp. 437-442. ISBN 978-1-4577-1377-4.
Detail

ŽáDNíK Martin and KOřENEK Jan. Souhrnná zpráva k implementační a ladící práci pro sdružení CESNET v roce 2012. Brno: Department of Computer Systems FIT BUT, 2012.
Detail

VOžENíLEK Jan, KORčEK Pavol and KOřENEK Jan. Souhrnná zpráva k výzkumné a vývojové práci pro společnost Honeywell v roce 2012. Brno: Department of Computer Systems FIT BUT, 2012.
Detail

2011

TOBOLA Jiří and KOřENEK Jan. Effective Hash-based IPv6 Longest Prefix Match. In: IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS'2011. Cottbus: IEEE Computer Society, 2011, pp. 325-328. ISBN 978-1-4244-9753-9.
Detail

PUš Viktor, KAJAN Michal and KOřENEK Jan. Hardware Architecture for Packet Classification with Prefix Coloring. In: IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS'2011. Cottbus: IEEE Computer Society, 2011, pp. 231-236. ISBN 978-1-4244-9753-9.
Detail

PUš Viktor, TOBOLA Jiří, KAšTIL Jan, KOšAř Vlastimil and KOřENEK Jan. Netbench - the Framework for Evaluation of Packet Processing Algorithms. In: Proceedings of the 7th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. New York: IEEE Computer Society, 2011, pp. 95-96. ISBN 978-0-7695-4521-9.
Detail

KOšAř Vlastimil and KOřENEK Jan. Reduction of FPGA Resources for Regular Expression Matching by Relation Similarity. In: IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS'2011. Cottbus: IEEE Computer Society, 2011, pp. 401-402. ISBN 978-1-4244-9753-9.
Detail

KOřENEK Jan, KORčEK Pavol and KAšTIL Jan. Sondy pro monitorování provozu. FIT-TR-2011-09, Brno: Faculty of Information Technology BUT, 2011.
Detail

2010

KOřENEK Jan and KOšAř Vlastimil. Efficient Mapping of Nondeterministic Automata to FPGA for Fast Regular Expression Matching. In: Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems DDECS 2010. Vienna: IEEE Computer Society, 2010, p. 6. ISBN 978-1-4244-6610-8.
Detail

KAJAN Michal and KOřENEK Jan. Efficient packet classification algorithm based on entropy. In: Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. La Jolla: Association for Computing Machinery, 2010, pp. 11-12. ISBN 978-1-4503-0379-8.
Detail

KOřENEK Jan. Fast Regular Expression Matching Using FPGA. Information Sciences and Technologies Bulletin of the ACM Slovakia, vol. 2, no. 2, 2010, pp. 103-111. ISSN 1338-1237.
Detail

KAšTIL Jan and KOřENEK Jan. Hardware Accelerated Pattern Matching Based on Deterministic Finite Automata with Perfect Hashing. In: Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems DDECS 2010. Vienna: IEEE Computer Society, 2010, pp. 149-152. ISBN 978-1-4244-6610-8.
Detail

KAšTIL Jan and KOřENEK Jan. High Speed Pattern Matching Algorithm Based on Deterministic Finite Automata with Faulty Transition Table. In: Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. La Jolla: Association for Computing Machinery, 2010, p. 2. ISBN 978-1-4503-0379-8.
Detail

KOřENEK Jan and PUš Viktor. Memory Optimization for Packet Classification Algorithms in FPGA. In: Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Vídeň: IEEE Computer Society, 2010, pp. 297-300. ISBN 978-1-4244-6610-8.
Detail

KOřENEK Jan and KOšAř Vlastimil. NFA Split Architecture for Fast Regular Expression Matching. In: Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. La Jolla: Association for Computing Machinery, 2010, p. 2. ISBN 978-1-4503-0379-8.
Detail

2009

PUš Viktor and KOřENEK Jan. Fast and scalable packet classification using perfect hash functions. In: Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays. Association for Computing Machinery. New York: Association for Computing Machinery, 2009, pp. 229-236. ISBN 978-1-60558-410-2.
Detail

KOřENEK Jan and PUš Viktor. Memory Optimization for Packet Classification Algorithms. In: Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. Association for Computing Machinery. New York: Association for Computing Machinery, 2009, pp. 165-166. ISBN 978-1-60558-630-4.
Detail

KAšTIL Jan, KOřENEK Jan and LENGáL Ondřej. Methodology for Fast Pattern Matching by Deterministic Finite Automaton with Perfect Hashing. In: 12th EUROMICRO Conference on Digital System Design DSD 2009. Patras: IEEE Computer Society, 2009, pp. 823-289. ISBN 978-0-7695-3782-5.
Detail

KOBIERSKý Petr, KOřENEK Jan and POLčáK Libor. Packet Header Analysis and Field Extraction for Multigigabit Networks. In: Proceedings of the 2009 IEEE Symphosium on Design and Diagnostics of Electronic Circuits and Systems. Liberec: IEEE Computer Society, 2009, pp. 96-101. ISBN 978-1-4244-3339-1.
Detail

2008

KAšTIL Jan and KOřENEK Jan. Deterministic Finite Automaton with Perfect Hashing for Fast Pattern Matching. In: Proceedings of Junior Scientist Conference 2008. Vienna: Technical University Wien, 2008, pp. 103-104. ISBN 978-3-200-01612-5.
Detail

KAšTIL Jan and KOřENEK Jan. Deterministický konečný automat pro vyhledání vzorů ve vysokorychlostních sítích. In: Proceedings of the 14th Conference STUDENT EEICT 2008. Volume 2. Brno: Brno University of Technology, 2008, pp. 227-229. ISBN 978-80-214-3615-2.
Detail

MáLEK Tomáš, MARTíNEK Tomáš and KOřENEK Jan. GICS: Generic Interconnection System. In: 2008 International Conference on Field Programmable Logic and Applications. Heidelberg: IEEE Computer Society, 2008, pp. 263-268. ISBN 978-1-4244-1960-9.
Detail

ŽáDNíK Martin, KOřENEK Jan, LENGáL Ondřej and KOBIERSKý Petr. Network Probe for Flexible Flow Monitoring. In: Proc. of 2008 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop. Bratislava: IEEE Computer Society, 2008, pp. 213-218. ISBN 978-1-4244-2276-0.
Detail

2007

KOšEK Martin and KOřENEK Jan. FLOWCONTEXT: Flexible Platform for Multigigabit Stateful Packet Processing. In: 2007 International Conference on Field Programmable Logic and Applications. Los Alamitos: IEEE Computer Society, 2007, pp. 804-807. ISBN 978-1-4244-1059-0.
Detail

KOřENEK Jan and KOBIERSKý Petr. Intrusion Detection System Intended for Multigigabit Networks. In: 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems. Krakow: IEEE Computer Society, 2007, pp. 361-364. ISBN 978-1-4244-1161-0.
Detail

TOBOLA Jiří, KOTáSEK Zdeněk, KOřENEK Jan, MARTíNEK Tomáš and STRAKA Martin. Online Protocol Testing for FPGA Based Fault Tolerant Systems. In: 10th EUROMICRO Conference on Digital System Design DSD 2007. Lubeck, Germany: IEEE Computer Society, 2007, pp. 676-679. ISBN 0-7695-2978-X.
Detail

KOBIERSKý Petr, KOřENEK Jan and HANK Andrej. Traffic Scanner. Příbram: CESNET National Research and Education Network, 2007. ISBN 978-80-239-9285-4.
Detail

2006

MARTíNEK Tomáš, LEXA Matej, KOřENEK Jan and FUčíK Otto. A flexible technique for the automatic design of approximate string matching architectures. In: Proc. of 2006 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop. Praha: IEEE Computer Society, 2006, pp. 83-84. ISBN 1-4244-0184-4.
Detail

ČERNý Stanislav, STRUžKA Petr, KOřENEK Jan, MARTíNEK Tomáš and KOTáSEK Zdeněk. FPGA Components in Simulink. In: Proceedings of XXVIIIth International Autumn Colloquium ASIS 2006. Ostrava: Marq software s.r.o., 2006, pp. 158-163. ISBN 80-86840-26-3.
Detail

MARTíNEK Tomáš, KOřENEK Jan and NOVOTNý Jiří. Network Monitoring Adaptor for 10Gbps Technology using FPGA. In: CESNET Conference 2006 Proceedings. Prague : CESNET, z. s. p. o.: CESNET National Research and Education Network, 2006, pp. 143-151. ISBN 978-80-239-6533-9.
Detail

2005

MARTíNEK Tomáš, ZEMčíK Pavel and KOřENEK Jan. FPGA-Based Platform for Network Applications. In: Proc. of 8th IEEE Design and Diagnostic of Electronic Circuits and Systems Workshop. Sopron: University of West Hungary, 2005, pp. 194-197. ISBN 963-9364-48-7.
Detail

KOřENEK Jan and SEKANINA Lukáš. Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs. In: Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 3637. Berlin: Springer Verlag, 2005, pp. 46-55. ISBN 978-3-540-28736-0.
Detail

ŽáDNíK Martin, PEčENKA Tomáš and KOřENEK Jan. NetFlow Probe for High-Speed Networks. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL05). Tampere: IEEE Computer Society, 2005, pp. 695-698. ISBN 0-7803-9362-7.
Detail

KOřENEK Jan. Rychlé vyhledávání regulárních výrazů s využitím FPGA. In: Sborník příspěvků ze semináře Počítačové Architektury a Diagnostika. Praha: Faculty of Electrical Engineering, Czech Technical University, 2005, p. 6.
Detail

2004

ANTOš David and KOřENEK Jan. Hardware Router's Lookup Machine and its Formal Verification. In: Proceedings of the 3rd International Conference on Networking ICN '04. Colmar: University of Haute Alsace, 2004, pp. 1002-1007. ISBN 0-86341-325-0.
Detail

MARTíNEK Tomáš, KOřENEK Jan and NOVOTNý Jiří. Passive network monitoring adapter intended for 10Gbps technology. In: Sborník příspěvků z XXV. konference Europen. Plzeň: Czech Open Systems User's Group, 2004, pp. 55-63. ISBN 80-86583-07-4.
Detail

ANTOš David and KOřENEK Jan. String Matching for IPv6 Routers. In: SOFSEM 2004: Theory and Practice of Computer Science. Praha: CESNET National Research and Education Network, 2004, pp. 205-210. ISBN 80-86732-19-3.
Detail

ANTOš David and KOřENEK Jan. Vyhledávání v IPv6 směrovači implementovaném v hradlovém poli. In: EurOpen, Sborník příspěvků XXIII. konference. Strážnice, 2004, pp. 91-102. ISBN 80-86583-04.
Detail

2003

ANTOš David, KOřENEK Jan, MINAříKOVá Kateřina and ŘEHáK Vojtěch. Packet header matching in Combo6 IPv6 router. Brno: CESNET National Research and Education Network, 2003.
Detail

2002

KOřENEK Jan. Decomposition for parallel parsing. In: Proceedings of 8th conference and competition STUDENT EEICT 2002. Brno: Brno University of Technology, 2002, pp. 186-188. ISBN 80-214-2114-2.
Detail

Study Department

Jan Kořenek

Publications